Intel? Programmable Acceleration Card with Intel Stratix? 10 SX FPGA

This high-performance PCI Express* (PCIe*)-based FPGA acceleration card for data centers supports both inline and lookaside acceleration. Expanding on the Intel? programmable acceleration card (Intel PAC) portfolio, it offers inline high-speed interfaces up to 100 Gbps for video transcode and streaming analytics applications. It provides the performance and versatility of FPGA acceleration and is one of several platforms supported by the Acceleration Stack for Intel Xeon? CPUs with FPGAs. This acceleration stack provides a common developer interface for both application and accelerator function developers, and includes drivers, application programming interfaces (APIs), and an FPGA Interface Manager. Together with Acceleration Libraries and development tools, the acceleration stack saves developer’s time and enables code reuse across multiple Intel FPGA platforms. The versatile Intel? Programmable Acceleration Card (PAC) with Intel? Stratix? 10 SX FPGA can be implemented in many market segments, such as streaming analytics, video transcoding, financial, artificial intelligence and genomics.

Focus Applications for Intel PAC with Stratix 10 SX FPGA

Streaming Analytics

Real-time analytics of data streaming from applications, sensors, and devices for real-time decision making.

FinTech

Using acceleration technology in financial services sector automating banking, investment, and risk management.

Genomics

The field of science focusing on the analysis of structure, function, evolution, and mapping of genomes and their effects.

Video Transcoding

Converting video streams from one format to another, making videos viewable across different platforms and devices.

Specification

Hardware

Software and Design Entry Tools

Intel? Stratix? 10 SX FPGA

  • High-performance, multigigabit SERDES transceivers up to 26 Gbps
  • 2,753K logic elements available (-2V speed grade)
  • 244 Mb of embedded memory

Onboard Memory

  • 32 GB DDR4 memory with error correction code (ECC) (4 banks)
  • 2 GB quad SPI flash memory

Interfaces

  • PCIe Gen3 x16
  • USB 2.0 interface for debug and programming of FPGA and flash memory
  • 2X QSFP+ with up to 100 Gbps support
  • Full height, 3/4 length, dual slot

Board Management

  • Intel MAX? 10 FPGA Baseboard Management Controller (BMC)
    • Temperature and voltage readout
    • Platform Level Data Model (PLDM)
    • Intelligent Platform Management Interface (IPMI 2.0)
  • Remote update of FPGA flash memory and BMC

Power Management

  • Intel Enpirion? Power Solutions
    • Intelligent system power management with real-time telemetry and system health monitoring

Software

  • Acceleration Stack for Intel Xeon? CPU with FPGAs
  • FPGA Interface Manager installed

Design Entry Tools

  • Intel Quartus? Prime Pro Edition software
  • Acceleration Stack for Intel Xeon CPU with FPGAs
  • Intel FPGA SDK for OpenCL?

 

Ordering Information

Ordering  Contact
Engineering Sample Contact an Intel? sales representative
OEM Partner Server Model
Hewlett Packard Enterprise (HPE) Available 1H 2019

Documentation

Description Contact
Product brief for Intel? PAC with Intel Stratix? 10 SX FPGA  Download
Platform Qualification Guideline for Intel PAC with Stratix 10 SX FPGA Contact an Intel sales representative
Power Estimation and Verification for Intel PAC with Stratix 10 SX FPGA Contact an Intel sales representative

Supercharge your Data Center

Learn how with the Intel? FPGA Acceleration Hub.

Visit Now

OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos.?

* Other names and brands may be claimed as the property of others.